

周期信号的傅里叶级数

$$x(t+nT) = x(t)$$

$$f = \frac{1}{T}$$

$$\omega = 2\pi f = \frac{2\pi}{T}$$


$$x(t) = C_0 + \sum_{n=1}^{\infty} (C_n \cos(n\omega_0 t + \phi_n))$$

可以写成任意正弦波的叠加

$$x(t) = C_0 + \sum_{n=1}^{\infty} (C_n \cos(n\omega_0 t + \phi_n))$$

频谱包络线: $C = \frac{2\tau}{T} \left| \frac{\sin(\pi f \tau)}{\pi f \tau} \right|$




占空比: $D = \frac{\tau}{T}$



-20dB/10倍频程 (每10倍频程就下降20dB)

<理想方波信号频谱包络曲线为折线>

信号上升时间与带宽





随着不同谐波叠加, 上升越来越快。如果边沿, 包含高频分量多

决定信号带宽的是信号上升时间

3dB带宽 $f_{3dB} = \frac{0.35}{T_{rise}} \quad (10\% \sim 90\%)$

*带宽不是“非黑即白”的：带宽内的产生重大影响
稍高于的可能产生影响
过高的几乎不产生影响

传输线



电流表现为小的电流环位置不断前移

信号向前传播速度取决于电磁场建立的速度



取决于介质的介电常数和磁导率


$$v_p \approx \frac{c}{\sqrt{\epsilon}} = \frac{c}{2} \approx 6 \text{ inch/ns}$$

返回路径被切断，不在于传输过程而在于路径的切换。

传输线电容



$$C = \frac{Q}{V} \rightarrow \begin{array}{l} \text{电荷量} \\ \text{电压} \end{array}, \text{电容仅与导体系统结构和周围介质特性有关}$$

<多导体系统电容>



$$\text{电容矩阵} = \begin{pmatrix} C_{10} & C_{12} \\ C_{21} & C_{20} \end{pmatrix}$$

传输线的电容是分布式的, 信号每一步都能感受到电容



可用单位长度电容来描述

(单位: pF/inch)

使用单位长度电容可以实现“分布”

“集总”的思想

(相对)介电常数:

$$\epsilon_r = \frac{C_{sub}}{C_{air}}$$

介电者为空气的电容

等效介电常数可用信号传播速度间接获得

(外层等效介电常数比内层小)

传输线电感

$$L = \frac{\psi}{I}$$


$\psi \rightarrow$ 磁通量
 $I \rightarrow$ 电流

电感 和电流大小无关，只与 电流环路形式 有关

$$V = \frac{\Delta \psi}{\Delta t} = L \frac{dI}{dt}$$



$\uparrow$ 磁场变化导致感应电压
 $\rightarrow$ 电流变化快慢

$\rightarrow$ 产生 ΔI 噪声





$$L_{loop} = L_{signal} + L_{return} - 2L_m$$

$\downarrow$
互感 $\uparrow$ 越大，回路电感 $\downarrow$ 越小



单位长度电感 (单位: nH/inch)

瞬态阻抗与特性阻抗



电报方程 (化简):


$$\frac{dv(z,t)}{dz} = -L \frac{di(z,t)}{dt}$$

$$\frac{di(z,t)}{dz} = -C \frac{dv(z,t)}{dt}$$



$$v(z) = V_0^+ e^{-jz\omega\sqrt{LC}} + V_0^- e^{jz\omega\sqrt{LC}}$$

$$i(z) = I_0^+ e^{-jz\omega\sqrt{LC}} + I_0^- e^{jz\omega\sqrt{LC}}$$



单位长度电感

特性阻抗: $Z_0 = \sqrt{\frac{L}{C}}$

↓
电容

即


信号感受到的永远是“瞬时阻抗”




若传输线是均匀的, 则有固定的“瞬时阻抗”

(只与横截面尺寸有关, 与长度无关)

影响特性阻抗的因素





$$C = \epsilon_r \frac{S}{d}$$

$$L = \frac{\mu_0}{2\pi} l \left[\ln\left(\frac{2l}{w+t}\right) + \frac{1}{2} + \frac{2}{9} \left(\frac{w+t}{l}\right) \right]$$

↳ 主要与这部分相关

l : 走线长度

w : 线宽

t : 铜箔厚度

① 线宽 $\uparrow \Rightarrow \begin{cases} L \downarrow \\ C \uparrow \end{cases} \Rightarrow Z_0 \downarrow$

② 介质厚度 $\uparrow \Rightarrow \begin{cases} L \uparrow \\ C \downarrow \end{cases} \Rightarrow Z_0 \uparrow$


③ 介电常数 $\uparrow \Rightarrow \begin{cases} L \uparrow \\ C \uparrow \end{cases} \Rightarrow Z_0 \downarrow$

④ 铜箔厚度 $\uparrow \Rightarrow \begin{cases} L \downarrow \\ C \uparrow \end{cases} \Rightarrow Z_0 \downarrow$



参考平面与返回电流

返回电流分布规律 =



低 高 低

高 低 高

(电流密度)

低 高 低


$$\frac{H_{top}}{H_{bot}} = \frac{4}{1}$$

$$\frac{I_{return-top}}{I_{return-bot}} = \frac{1}{4}$$


P13 信号反射 (Reflection)



(振荡)




(边沿不单调)




(边沿出现台阶)

Model 1:



$$\begin{cases} Z_1 = \frac{V_1}{I_1} \\ V_1 = V_2, I_1 = I_2 \text{ (电压与电流不能突变)} \\ Z_2 = \frac{V_2}{I_2} \end{cases} \quad (\text{成立不了})$$

Model 2:



$$\begin{cases} I_{in} = \frac{V_{in}}{Z_1} \\ I_{reflect} = \frac{V_{reflect}}{Z_1} \\ V_{in} + V_{reflect} = V_{trans} \\ I_{in} - I_{reflect} = I_{trans} \\ I_{trans} = \frac{V_{trans}}{Z_2} \end{cases}$$

★

反射系数与传输系数:

$$\Gamma = \frac{V_{reflect}}{V_{inc}} = \frac{Z_2 - Z_1}{Z_2 + Z_1}$$

$$Z_1 = 50\Omega, Z_2 = 75\Omega, \text{ 则 } \begin{cases} \Gamma = 0.2 \\ T = 1.2 \end{cases}$$

$$T = \frac{V_{trans}}{V_{inc}} = \frac{2Z_2}{Z_2 + Z_1}$$

$$\text{即 } \begin{cases} V_{inc} = 1V \\ V_{reflect} = 0.2V \\ V_{trans} = 1.2V \end{cases}$$

$$\begin{cases} I_{inc} = \frac{1}{50} = 20mA \\ I_{reflect} = \frac{0.2}{50} = 4mA \\ I_{trans} = \frac{1.2}{75} = 16mA \end{cases}$$

Open/Short-Stub 的反射现象:


$$\Gamma = \frac{\infty - 50}{\infty + 50} = 1$$

(开路)

$$\Gamma = \frac{0 - 50}{0 + 50} = -1$$

(短路)



P14 信号振荡是由反射引起的



振荡条件:

- 驱动器低阻抗
- 接收高阻抗
- 高低电平持续时间远大于传输线往返延迟


P15 正反射负反射



$$\Gamma = \frac{75 - 50}{75 + 50} = 0.2$$

(正反射)

趋势相同, 幅度为乘上 Γ




(负反射)

"反射"的是信号波形,而不是电压

信号的跳变方向是由正/负反射决定的

P16 上升时间与反射



当考虑上升时间时,波形叠加不那么明显,但本质还是叠加。


时域仿真时波形始终是入射波与反射波叠加。

(与上升时间长短无关)

正反射与负反射的波形经延迟再叠加在一起就产生振荡波形。
反

P17 容性阻抗不连续

$\tau = RC$ 为时间常数




$$V_c = 63.2\% \times A$$


$$Z_c = R(e^{\frac{t}{\tau}} - 1) = R$$

$$\Rightarrow t = \tau \ln 2$$

电容与R同阻值时



— V_{cap}
— I_{cap}





* $\text{ohm} * \text{pF} = \text{psec}$
eg: $50 \Omega * 8 \text{ pF} = 400 \text{ ps}$
 $\downarrow$
 τ

(信号达到电容时给它充电)





$$\Gamma = \frac{Z_2 - Z_1}{Z_2 + Z_1} = \frac{R(e^{\frac{t}{\tau}} - 1) - R}{R(e^{\frac{t}{\tau}} - 1) + R} = 1 - 2 \cdot e^{-\frac{t}{\tau}}$$

<传输线末端电容的反射系数公式>



电容阻抗由小 $\rightarrow$ 大, 则由负反射 $\rightarrow$ 正反射






P18 末端电容的反射





信号上升时间越长, 塌陷越小



容性负载越小, 塌陷越小

P19 线路中电容反射






p20 电容引起的时间延迟



$C \uparrow \Rightarrow \tau = RC \uparrow \Rightarrow$ 上升更慢

p21 周期性容性负载



TDR



使传输线阻抗降低

$$Z = \sqrt{\frac{L}{C + C_d/d}} = \sqrt{\frac{L}{C} \frac{1}{1 + \frac{C_d/d}{C}}} = Z_0 \sqrt{\frac{1}{1 + \frac{C_d/d}{C}}}$$

并联电容增多 $\Rightarrow$ 单位电容大小 $\uparrow$

$\downarrow$

$$Z_0 = \sqrt{\frac{L}{C}}$$








容性负载越大,感受到的阻抗越低。

容性负载间隔大,波动越大,但阻抗稍大一点。

p22 Stub 的影响

开路 stub 会导致反射



stub 分枝越长,反射越厉害。

而 T_r 越长,波形质量越好。

所以应使 stub 尽量短或使 $T_r \uparrow$

p23 临界长度

逻辑高电平为 1.2V


A 点入射信号高电平为 $1.2 \times 50 / (10 + 50) = 1V$



B 点信号电压的最大值能到多大?

$$\Gamma = \frac{V_{reflect}}{V_{inc}} = \frac{Z_2 - Z_1}{Z_2 + Z_1}$$


开路, 反射系数 1, 2V?



上升时间与传输线长度会影响振荡

信号还未上升到最大就被负跳变的信号拉下来。

临界长度: 传输线 Delay = $\frac{1}{2} \times Tr$, 此时的传输线长度为临界长度




$l < \text{临界}$, 达不到最大值
 $l = \text{临界}$
 $l > \text{临界}$, 能达到且可持续

P24 线长与端接


短走线不用端接, 什么是短走线?

以 Tr 与 Td 的比例为标准




$Tr/4$ $Tr/5$ $Tr/6$?

$Td = \frac{Tr}{4}$ 时, 反射噪声约为 25%
 $Td = \frac{Tr}{5}$ 时, 反射噪声约为 12.5%
 $Td = \frac{Tr}{6}$ 时, 反射噪声约为 5%




V_{end}_Tr_10d, V
 V_{end}_Tr_8d, V
 V_{end}_Tr_6d, V
 V_{end}_Tr_5d, V
 V_{end}_Tr_4d, V
 V_{end}_Tr_2d, V




多长的走线算是短走线, 业界并没有统一的规定, 有人使用 $Td \leq \frac{Tr}{4}$ 作为衡量标准, 有人使用 $Td \leq \frac{Tr}{5}$ 作为衡量标准, 也有人使用 $Td \leq \frac{Tr}{6}$ 作为衡量标准的。这些只是要求的严格程度不同而已。关键在于可以容忍多大的反射噪声! 不同的工程中, 不同性质的信号, 这个要求不同, 不能一概而论。硬性的设定一个传输线长度标准来规定是否需要端接, 没有任何实际意义, 很多时候反而是有害的。

P25 Driver (驱动器) 的传输阻抗




驱动器的输出阻抗 (1)

- Datasheet不会给出驱动器的输出阻抗
- 直流交流情况下输出阻抗不一样
- 高、低电平时输出阻抗不一样
- 和那个管子导通有关且和管子的工作特性有关




驱动器的输出阻抗 (2)

- 直流工作点处：稳态情况下的直流输出阻抗



驱动器的输出阻抗 (3)


- 直流与交流状态下输出阻抗不同



驱动器的输出阻抗 (4)



两种输出阻抗对信号的影响不同。直流输出阻抗 Z_{dc} 决定了稳态情况下驱动器加载到传输线上的电压幅度，进而决定了信号反射形成的过冲和下冲的大小。交流输出阻抗 Z_{ac} 决定了驱动器对于反射噪声的吸收能力。总体上来说，直流输出阻抗 Z_{dc} 决定了信号的宏观特征，而交流输出阻抗 Z_{ac} 会影响信号中的细节（如噪声及小的波动）。

直流工作点电压越低，两种输出阻抗越接近




选择串联端接阻值 (1)

- 通常高低电平输出阻抗不同
- 以sn741vc16245芯片为例
- 低电平输出阻抗 = 10.6179 欧姆
- 高电平输出阻抗 = 21.0030 欧姆
- 源端串联端接电阻该多大？




选择串联端接阻值 (2)

- 按高电平输出阻抗匹配
- 电阻值 = $50 - 21.0030 = 29$ 欧姆



选择串联端接阻值 (3)

- 按低电平输出阻抗匹配
- 电阻值 = $50 - 10.6179 = 39.4$ 欧姆




下冲明显减小, 但上升沿有出现台阶趋势, 无法同时匹配高低电平

无法同时良好地匹配高低电平输出阻抗。

选择串联端接阻值 (4)


- 按低电平匹配, 仍有约150mv下冲
- 加上端接电阻后, 驱动器直流工作点发生变化



无法做到完美的匹配。(由晶体管特性决定)


I/V曲线: Pull up (上拉曲线)

- 输出高电平状态下, Buffer的电压V和电流I关系特性。
- 输出驱动器输出高电平, 输出端通过可变电源接VCC, 可变电源在VCC—VCC间扫描得到的VI曲线。



I/V曲线: Pull down (下拉曲线)

- 输出低电平状态下, Buffer的电压V和电流I关系特性。
- 输出驱动器输出低电平, 输出端通过可变电源接GND, 可变电源在VCC—VCC间扫描得到的VI曲线。




如何估计输出阻抗 (1)

- 高电平直流输出阻抗的确定方法

$$\frac{50}{Z_{dc_high} + 50} V_{CC} = V_{meas}$$

$$Z_{dc_high} = 50 \left(\frac{V_{CC}}{V_{meas}} - 1 \right)$$




如何估计输出阻抗 (2)

- 低电平直流输出阻抗的确定方法

$$\frac{Z_{dc_low}}{Z_{dc_low} + 50} V_{CC} = V_{meas}$$



$$Z_{dc_low} = 50 \frac{V_{meas}}{V_{CC} - V_{meas}}$$



p26 端接方法


使用哪种端接？

- 关键：了解各种端接的行为特征，在具体工程中权衡。



串联端接

- 驱动器输出阻抗 + 端接电阻 = 传输线特性阻抗





并联端接：上拉到电源

- 端接电阻 = 传输线特性阻抗

- 抬高低电平

$$\frac{20}{20 + 50} \cdot 1V = 0.286V$$





并联端接：下拉到GND

- 端接电阻 = 传输线特性阻抗

- 拉低高电平

$$\frac{50}{20 + 50} \cdot 1V = 0.714V$$





戴维南端接 (1)

- 并联阻值 = 传输线特性阻抗

- 抬高低电平

- 拉低高电平

$$R_1 \parallel R_2 = Z_0$$




注意信号摆幅更小 (与前二者相比)

功耗比较大

戴维南端接 (2)

- 调整R1和R2值可以调整高低电平值
- 均衡高低电平噪声余量




$$V_H = V_{CC} \cdot \frac{R_2}{R_2 + R_1 \parallel Z_L}$$

$$V_L = V_{CC} \cdot \frac{R_2 \parallel Z_L}{R_1 + R_2 \parallel Z_L}$$

下拉电阻越小, 信号越往下调。

AC端接 (1)


- 要求: 直流平衡信号
- 不适合突发式的数据传输



电容电压波动
接收端波形也波动
可能产生大的毛刺
谨慎选择电容值

电容电压

"1"与"0"占比近似相等



AC端接 (2)

- 电容值的选择必须使时间常数远大于2倍的传输线延时


$$Z_0 = 50\Omega, R_t = 50\Omega$$

$$\tau = 100 \cdot C$$


要求

$$\tau \gg 2 \cdot T_d$$

否则可能大幅震荡,
长时间无法稳定




p27 拓扑结构




T型分支结构

等臂, 两边TL要一样长; 长度差异越大, 信号质量越差。可使主线长, 分支短。




链式结构
末端端接

分支长度一定要短。




(同连几个芯片)

p28 端接中的阻抗



L_{stub} 长度越短, 信号质量越好。

↓ 具体多大还与 Γ 有关



即芯片输出过孔与源端串联电阻尽量近。



同样, 对于末端端接, 也应与负载出芯片尽量近。




(先到 Chip, 再引出一端尾巴做端接电阻)



↓ 尾巴长度对接收信号影响不大, 前提是端接电阻匹配良好。

p29 阻尼电阻


为抑制“之间”的来回反射





P30 串扰根源




由电场影响的为容性耦合。




	T1	T2
pF/inch	T1	T2
T1	2.94	0.139
T2	0.139	2.94



由磁场影响的为感性耦合。



P31 容性感性串扰




后向的串扰电压

流过电容的电流

$$I = C_m \Delta x \frac{dv}{dt}$$


(前向的串扰电压)



$$V_b = \frac{1}{4} \frac{C_m}{C} V_0 \quad (5.10)$$

$$K_{NECap} = \frac{V_b}{V_0} = \frac{1}{4} \frac{C_m}{C} \text{ 称为容性后向串扰系数}$$


脉冲宽度就是攻击信号的上升时间



串扰只存在于电磁环境改变,产生感应电动势(ΔV)时。

$$V_b = \frac{L_m V_0}{4L_0} \quad (5.13) \quad K_{NEInd} = \frac{1}{4} \frac{L_m}{L_0} \text{ 为感性后向串扰系数}$$





p32 近端串扰、远端串扰



近端串扰
(一定存在)


远端串扰
(可能抵消)

内层走线为负跳变



持续一个传输线来回延迟, 时间很长



幅度可能比较高, 但时间很短 (信号上升沿)




P33 近端串扰的饱和

$$V_b = \frac{1}{4} \left(\frac{C_m}{C} + \frac{L_m}{L_0} \right) V_0 \quad (5.16)$$

$$K_b = \frac{V_b}{V_0} = \frac{1}{4} \left(\frac{C_m}{C} + \frac{L_m}{L_0} \right) \quad (5.17)$$



近端串扰



饱和长度 = $\frac{T_r}{2}$ 所对应的长度







远端串扰噪声随耦合长度增加而增大



近端串扰：耦合长度小时，噪声随耦合长度增加而增大。

耦合长度达到一定值后，近端串扰幅度上不再增加，时间展宽。

近端串扰会出现饱和

3W原则：






$$V_2 = \frac{V_2 + V_1}{2} + \frac{V_2 - V_1}{2}$$

$$V_2 = V_{comm} + \frac{1}{2} V_{diff}$$

(共模) 偶模

(差模) 奇模

$$V_2 = \frac{V_2 + V_1}{2} + \frac{V_2 - V_1}{2} \quad V_2 = V_{comm} + \frac{1}{2} V_{diff}$$



饱和长度很长

远端串扰具有如下 4 个特性：

- 1) 表层走线有远端串扰，内层走线之间可近似认为不存在远端串扰。
- 2) 远端串扰也会饱和，饱和串扰量为攻击信号幅度的一半，即 50%。
- 3) 远端串扰的饱和长度一般很大，远大于近端串扰的饱和长度。
- 4) 远端串扰饱和长度与信号上升时间、耦合线间距等因素有关。




图 5.27 表层走线信号速度。




图 5.28 内层走线信号速度。

表层走线两种模态感受到的介质不均匀；



而内层则没有

P35 边缘耦合 宽边耦合

T1与T2的互容

	T1	T2
pF/inch	T1	T2
T1	2.94	0.139
T2	0.139	2.94

	T1	T2
nH/inch	T1	T2
T1	7.782	0.45342
T2	0.45342	7.7861



宽边耦合是更强的耦合



边沿耦合





宽边耦合

gap=6mil	Kb = 6.7%
gap=-6mil	Kb = 15.6%
gap=-3mil	Kb = 14.5%
gap=0mil	Kb = 11.4%
Gap=3mil	Kb = 8.1%
gap=6mil	Kb = 5.3%
gap=9mil	Kb = 3.3%
gap=12mil	Kb = 2.1%

尽量避免重叠



P36 影响串扰的因素



在串扰没有达到饱和之前

近端串扰: 上升时间越快, 串扰噪声越大

远端串扰: 上升时间越快, 串扰噪声越大





控制阻抗情况下，低Er值的板材，串扰小



Lower Er, Lower Crosstalk

$\epsilon_r \downarrow$, H就 $\downarrow$, 从而 Crosstalk $\downarrow$

P37 串扰对信号的影响





串扰噪声叠加到受害线波形上




奇偶模情况下的串扰影响(对时序)


P38 蛇形走线与延迟



蛇形线会产生奇模串扰，会使信号提前到达。



高度减小越接近直线




gap的影响


使延时差越靠近直线越好。

P39 保护地线

(针对低频 Analog signal)




同一平面内



(表层布线)包地“不一定好使”

改进：打上密集via，才能起效



P40 差分传输前

差分传输原理

两个单端信号


$$V_p$$

$$V_n$$

两个组合分量


$$V_{diff} = V_p - V_n$$

$$V_{comm} = \frac{1}{2}(V_p + V_n)$$



共模分量理想状态下是稳定的，对信
带信息。

- 差分分量传输信息
- 共模分量不带信息
- 差分分量、共模分量相互独立传输
- 接收器检测的是 V_{diff}
- 接收端共模电平少量漂移，不影响差分信号检测，不影响信息接收
- 差分接收器有共模抑制能力



- 任意两个单端信号组合都可以表示为差分、共模形式。
- 任意两个单端信号接入差分检测器都可以检测出两个信号的差值信号。
- 任意两条线都可以传输差分信号。
- 与是否为平行差分线无关，与是否耦合无关。
- 实际中走平行耦合线是出于工程考虑。
- 差分驱动器输出的两个单端信号有特定的相位关系，可以更好的传输差分分量。

$$\begin{cases} V_{diff} = V_1 - V_2 \\ V_{comm} = \frac{1}{2}(V_1 + V_2) \end{cases}$$


$$V_1 = V_{comm} + \frac{1}{2}V_{diff}$$

$$V_2 = V_{comm} - \frac{1}{2}V_{diff}$$

P41 差分返回电流


其中一条走线是另一条走线的返回路径？

参考平面必须连续



返回电流绝大部分是从参考平面回来的。

P42 差分对阻抗参数



差分对抗干扰原理

$$V'_p = V_p + n(t)$$

$$V'_n = V_n + n(t)$$

$$V_{diff} = [V_p + n(t)] - [V_n + n(t)] = V_p - V_n$$

差分对中的阻抗参数

$$V_1 = V_{comm} + \frac{1}{2}V_{diff} \quad Z_{odd} = \frac{\frac{1}{2}V_{diff}}{I_{diff}}$$


$$V_2 = V_{comm} - \frac{1}{2}V_{diff} \quad Z_{even} = \frac{V_{comm}}{I_{comm}}$$

$$Z_{diff} = \frac{V_{diff}}{I_{diff}} = 2Z_{odd}$$

$$Z_{comm} = \frac{V_{comm}}{2 \cdot I_{comm}} = \frac{1}{2}Z_{even}$$

差分阻抗

共模阻抗



Z_{odd} 奇模状态下单根线阻抗


Z_{even} 偶模状态下单根线阻抗

无耦合时 $Z_{odd} = Z_{even} = Z_0$

$Z_{diff} = 2Z_{odd}$ 差分信号感受到的


$Z_{comm} = \frac{1}{2}Z_{even}$ 共模信号感受到的

P43 差分对端接



接100欧
无共模端接

这种端接方式里只有接



有共模端接
T型端接

接100欧存在共模噪声, 其他3种都无。


$$R_1 = Z_{odd}$$

$$R_2 = \frac{1}{2}(Z_{even} - Z_{odd})$$

$$R_1 = \frac{2Z_{even}Z_{odd}}{Z_{even} - Z_{odd}}$$


$$R_2 = Z_{even}$$

接100欧:



差分信号质量好, 仍存在共模噪声



T型端接:



P44 差分对串扰



彼此间都有串扰








P45 模态转换




两个组合分量

$$V_{diff} = V_p - V_n$$



$$V_{comm} = \frac{1}{2}(V_p + V_n)$$



SDD_{11}	SDD_{12}	SDC_{11}	SDC_{12}
SDD_{21}	SDD_{22}	SDC_{21}	SDC_{22}
SCD_{11}	SCD_{12}	SCC_{11}	SCC_{12}
SCD_{21}	SCD_{22}	SCC_{21}	SCC_{22}





没那么对称时, 模式转换较严重





P46 等长等距 → 不可能同时兼顾

延时差: 0、20%RT、50%RT、1RT、2RT

不等长两个影响: 差分信号、共模信号



为使等长而便不等距:



不等距的影响可稍微小一些

P47

松耦合 紧耦合

线宽/线距	Zdiff	Zcomm	Zeven	Zodd	Zquiet	Zse
4.03/4	100.2	36	72	50.1	60.05997	61.73
5.28/8	100.2	29.38	58.76	50.1	54.257497	54.53
5.7/12	100.22	27.46	54.91	50.11	52.455125	52.51
5.9/16	100.24	26.62	53.23	50.12	51.651598	51.65

差分：耦合越紧，串扰越小

共模：耦合越紧，噪声越大




图 8.35 串扰引起的差分噪声。








图 8.36 串扰引起的共模噪声。



总体还是尽量采取松耦合。



信号损耗



同时，松耦合时导体损耗也较小。

针对理想布线环境：


- 1° 松耦合
- 2° 两侧尽量“空”

P48

PDN 系统噪声来源

电源分配系统


- 电源分配系统：Power Distribution Network (简称 PDN)
- 真正用电节点在 Die，所以 PDN 系统包含 PCB 和 Package 上的部分
- PCB 上：VRM、大电容、小电容、电源平面、地平面
- Package 内：电容、电源平面、地平面



PI : Power Integrity 电源完整性


电源噪声的产生

- 稳压电源芯片本身的输出不恒定，会有一定的波纹。



电源噪声的产生

- 稳压电源无法实时响应负载快速变化的电流需求
- 电源模块实际上是一个反馈网络，通过感知其输出电压的变化，调整输出电流。电源响应速度跟不上电流需求变化速度，出现电压跌落。



电源噪声的产生


- 铜平面并非理想导体，直流电阻，分布电感，分布电容
- 电源路径和地路径都不是透明的，存在一定的阻抗。
- 负载瞬态电流在该阻抗上产生压降，从芯片来看是噪声。



P49 电容去耦的两种解释


从储能的角度来理解电容去耦

- 电容放电满足负载瞬态电流需求，相当于存储了一部分电荷，形成一个局部电源。
- 放电电流




从阻抗的角度来理解去耦原理

- 稳压电源和去耦电容一块，可以看做一个复合的电源系统。
- 不论AB两点间负载瞬态电流如何变化，都要保持AB两点间电压变化范围小于规定值。该要求等效于电源系统的阻抗 Z 足够低。
- 加入去耦电容可以稳定AB两点间电压，说明去耦电容降低了PDN系统阻抗。
- 瞬态电流的交流特性，电容对于交流信号呈现低阻抗特性，因此加入电容，实际上也确实降低了电源系统的交流阻抗。



从阻抗的角度来理解去耦原理



P50 实际电容特性

理想情况下去耦电容量

- 假设：芯片要求在1ns内补充10A的瞬态电流。
- 去耦电容放电，提供补偿电流，两端电压下降。 $I = C \frac{dV}{dt}$
- 负载芯片同样“感觉”到电压下降。
- 如果电压为 3.3V，容许的电压波动为5%，则电压波动最大不能超过 0.165V。

$$I = C \frac{dV}{dt} \rightarrow C = I \frac{dt}{dV} = 10 \cdot \frac{1}{0.165} = 60nF \ll \text{实际放置电容量}$$

决定去耦网络性能好坏的不是总电容量大小

实际电容的特性 (实际为RLC模型)

- 实际电容存在寄生参数
- ESR：等效串联电阻
- ESL：等效串联电感（寄生电感）
- 实际电容阻抗特性

$$Z = ESR + j2\pi f ESL + \frac{1}{j2\pi f C} = ESR + j \left(2\pi f ESL - \frac{1}{2\pi f C} \right)$$

- 电容的自谐振频率

$$f_0 = \frac{1}{2\pi \sqrt{ESL \cdot C}}$$

电容本身存在自谐振


电容的频域特性

- 25MHz之前，电压滞后电流，电容特性
- 25MHz之后，电压超前电流，电感特性
- 25MHz频点，电压电流同相，电阻特性
- “V”型阻抗曲线

0402封装 0.1μF
ESR = 0.03Ω
ESL = 0.4nH

自谐振频率点是区分电容是容性还是感性的分界点。

高于谐振频率时，“电容不再是电容”，电容已经变成了电感。!!



Q值




串联谐振频率 $\omega_0 = \frac{1}{\sqrt{LC}}$

串联谐振时的感抗/容抗 $X_L = \omega_0 L = \sqrt{\frac{L}{C}}$

品质因数

$$Q = \frac{\sqrt{L}}{R}$$





安装电感与自谐振频率

$$L_{total} = ESL + L_{mount}$$

$$f_{mount} = \frac{1}{2\pi \sqrt{(ESL + L_{mount}) \cdot C}}$$

电容安装上去还有额外影响



0402封装 0.1μF 安装电感影响电容的高频去耦能力
ESL = 0.4nH
ESR = 30mΩ
L_mount = 600pH


谐振频率变低。

Q值越高，频选性越强。


p51 目标阻抗设计方法

Target Impedance

$$\Delta V = Z \times \Delta I$$



控制阻抗即可
控制电压波动



$$\Delta V(t) = Z \cdot \Delta I(t)$$



控制阻抗即可控制电压波动。

Target Impedance

- 目标阻抗 (Target Impedance) 定义

$$Z_{\text{target}} = \frac{V_{CC} \times \text{Ripple}}{\Delta I_{\text{MAX}}} = \frac{\Delta V_{CC}}{\Delta I_{\text{MAX}}}$$

V_{CC} 表示要进行去耦的电源电压等级, 如 5V、3.3V、1.8V、1.2V、0.9V 等。

Ripple 为允许的电压波动, 典型值通常为 5% 或 3%。

ΔI_{MAX} 为负载芯片的 最大瞬态电流变化量。

可为最大电流的 50%

目标阻抗设计方法

- 在一定频率范围内, 使 PDN 系统阻抗小于目标阻抗。
- 不严谨, 不完美, 但是目前最可操作的方法。



P52 并联电容及谐振峰

相同容值电容的并联


$$Z = ESR + j2\pi f ESL + \frac{1}{j2\pi f C} = ESR + j \left(2\pi f ESL - \frac{1}{2\pi f C} \right)$$

谐振频率

$$f_0 = \frac{1}{2\pi \sqrt{ESL \cdot C}}$$

在谐振频率点处, 后一项为 0, 阻抗等于 ESR

同容值并联时



相同容值电容的并联


$$f_p = \frac{1}{2\pi \sqrt{\frac{ESL}{N} \cdot N \cdot C}} = \frac{1}{2\pi \sqrt{ESL \cdot C}}$$


谐振频率不变, 等效串联电阻减小为原来的 1/N

$$ESR_{\text{eff}} = \frac{ESR}{N}$$

谐振点阻抗值减小, 阻抗曲线整体下移。

形成一个大 V 型阻抗曲线







电容容值越大, 谐振频率点越低

不同容值电容的并联


- 两个谐振点之间会怎样?



相当于一个L与一个C并联




- 并联谐振峰
- PDN系统阻抗控制的难点



有多个电容就会出现多个谐振峰, 要使谐振峰


压在目标阻抗以下。




与哪些因素有关?


①

容值差得越大, 谐振峰越高。





②与ESR有关
(一般改变不了)



③安装电感与电容的安装方式有关
↓
谐振峰越高↑

p53 去耦电容的配置方法


BIG-V方法

- 每个引脚加一个0.1uF电容
- 流传很广的去耦方法
- 这种使用去耦电容的方法有什么结果？

40个0.1uF电容


0402封装

Big-V 阻抗曲线



BIG-V方法

40个0.1uF电容、2个100uF钽电容




- 使用单一0.1uF容值电容会在阻抗曲线上产生非常高的并联谐振峰，**潜在设计风险**很大。
- 形象的称谓：地毯式轰炸，野蛮去耦
- 0.1uF电容没有任何神秘之处，只不过被工程设计领域误传神化了。与其他电容相比0.1uF电容并没有什么超能力
- 当目标阻抗较高，很容易满足时用的较多（料单简单）
- 当目标阻抗较低（通常对应大电流情况），尽管特定条件下可以设计出合格的去耦网络，但不好掌握，不推荐。

Multi-Pole (MP) 方法

- One per decade, Three per decade
- 没有本质的区别，唯一的区别在于电容值的间距大小。

ONE per decade	Three per decade
10 uF	10 uF
1 uF	4.7 uF
0.1 uF	2.2 uF
0.01 uF	1 uF
0.001 uF	0.47 uF
	0.22 uF
	0.1 uF




阻抗曲线更平坦

MP


用MP方法配置网络

- 阻抗曲线在局部出现极低的阻抗并不是好事，会产生更大的噪声。
- **设计原则：尽量使阻抗曲线平坦。**




虚构的理性系统

$$V_{p-p} = 10mV$$



MP方法

$$V_{p-p} = 16mV$$




Big-V方法

$$V_{p-p} = 20mV$$


针对某特例，同等条件下评估出的电源波动比较。

几种方法的性能评价


- 虚构的阻抗曲线很大一段频率内等于目标阻抗，阻抗是最高但噪声最小。BIG-V方法在很宽频带内阻抗非常低，却有最大的瞬态噪声。
- 阻抗曲线在局部出现极低的阻抗并不是好事，会产生更大的噪声。
- **设计原则：尽量使阻抗曲线平坦。**
- 满足目标阻抗要求情况下不要追求局部低阻抗。
- BIG-V方法：通常和VRM之间产生尖锐的并联谐振峰，并且在自谐振频率处形成极低的阻抗。因而通常产生很大的瞬态噪声。
- MP方法：有多个峰值和谷值，相对平坦，通常情况下瞬态噪声小于BIG-V。



去耦频率范围问题



- 谐振峰后面的阻抗曲线基本不受PCB上去耦电容的影响





- ✓ 需要处理的频率范围和芯片封装内部情况有关。
- ✓ 不同的芯片，要求也不同。
- ✓ 没有统一的标准。

小电容去耦频率较小，大电容……大。

(靠近芯片)

电容的安装：安装方法

- 原则：减小安装电感



最常用

Fan-out 线别太长，要宽
电源孔与地孔尽量接近

也可多加孔